发明名称 LOGIC CIRCUIT, CODE GENERATION CIRCUIT, SEMICONDUCTOR DEVICE, AUTHENTICATION DEVICE, CODE GENERATION METHOD AND AUTHENTICATION METHOD
摘要 PROBLEM TO BE SOLVED: To achieve a logic circuit used for achieving more reliable authentication by making copying of a semiconductor device difficult and making leakage of a secret authentication code required for authentication difficult.SOLUTION: A logic circuit comprises a plurality of transistors PTr11-PTr81, NTr11-NTr81, a plurality of input nodes A, S, R and output nodes X1, X2. The logic circuit outputs to the output nodes, output data determined by a predetermined logic operation with respect to a plurality of pieces of input data input to the plurality of input nodes. According to the predetermined logic operation, when the plurality of pieces of input data transition to a predetermined state, the output data transitions to a logically indeterminate state. The plurality of transistors include transistors WP, SP, SN, WN having different drive capabilities and even though at least one piece of output data is in a logically indeterminate state, predetermined output data is output by differentiating the drive capabilities of the plurality of transistors from each other.
申请公布号 JP2014072827(A) 申请公布日期 2014.04.21
申请号 JP20120219351 申请日期 2012.10.01
申请人 FUJITSU SEMICONDUCTOR LTD 发明人 MORISAKI TOORU;INADA YASUHIKO;INAOKA TOMOAKI;TOMISATO NOBUAKI;TERADA YOSUKE;SUZUKI HIDEAKI
分类号 H04L9/10;G06F21/75 主分类号 H04L9/10
代理机构 代理人
主权项
地址