发明名称 SEMICONDUCTOR DEVICE MANUFACTURING METHOD
摘要 A semiconductor device manufacturing method with high productivity is disclosed with improved trade-off relationship between auto-doping and breakdown in alignment mark form. First to sixth epitaxial layers are grown sequentially on Si {100} main surface of an arsenic doped substrate using multilayer epitaxial technology. Epitaxial growth conditions of the first to sixth epitaxial layers are growth at atmospheric pressure and a temperature of 1,150° C. to 1,180° C., with epitaxial growth rate of 2.2 to 2.6μm/minute. An alignment mark of depressed form whose bottom surface is the Si {100} plane is formed in the arsenic doped substrate. Every time one of the first to sixth epitaxial layers is grown on the main surface of the arsenic doped substrate, an alignment mark of depressed form is formed in the outermost epitaxial layer by a portion above the alignment mark of the layer below being transformed.
申请公布号 US2014106520(A1) 申请公布日期 2014.04.17
申请号 US201314051511 申请日期 2013.10.11
申请人 FUJI ELECTRIC CO., LTD. 发明人 YAMAGUCHI KAZUYA
分类号 H01L29/04 主分类号 H01L29/04
代理机构 代理人
主权项
地址