发明名称 Display device and method for powering same
摘要 There is provided an SSD display device with reduced power consumption. A selection circuit (400) consists of k selection blocks (410(1) to 410(k)). Each selection block consists of three thin-film transistors. The three thin-film transistors respectively have three phases of selection control signal (CT) provided to their gate terminals. A scanning period (T1) is provided and followed by an idle period (T2). In the idle period (T2), the three thin-film transistors in each selection block are brought into ON state in accordance with selection control signals (CT) at an idle period frequency (fck2). The idle period frequency (fck2) is lower than a scanning period frequency (fck1).
申请公布号 US8698726(B2) 申请公布日期 2014.04.15
申请号 US201213983411 申请日期 2012.07.25
申请人 YAMAMOTO KAORU;KANEKO SEIJI;OGAWA YASUYUKI;TANAKA KOHHEI;UCHIDA SEIICHI;TAKAMARU YUTAKA;MORI SHIGEYASU;SHARP KABUSHIKI KAISHA 发明人 YAMAMOTO KAORU;KANEKO SEIJI;OGAWA YASUYUKI;TANAKA KOHHEI;UCHIDA SEIICHI;TAKAMARU YUTAKA;MORI SHIGEYASU
分类号 G09G3/36 主分类号 G09G3/36
代理机构 代理人
主权项
地址