发明名称 |
Hardware acceleration apparatus, method and computer-readable medium efficiently processing multi-core synchronization |
摘要 |
Provided is a hardware acceleration apparatus, method and computer-readable medium efficiently processing multi-core synchronization. A processor core that fails to acquire a lock variable may be switched to a low power sleep mode and a waste of power may be reduced. Additionally, when a lock variable is returned, a wakeup signal may be transmitted to a processor core operated in the low power sleep mode, and the processor core may be activated. |
申请公布号 |
US8688885(B2) |
申请公布日期 |
2014.04.01 |
申请号 |
US20100904782 |
申请日期 |
2010.10.14 |
申请人 |
IM CHAE SEOK;LEE SHI HWA;LEE SEUNG WON;LEE JAE DON;JEONG MIN KYU;SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
IM CHAE SEOK;LEE SHI HWA;LEE SEUNG WON;LEE JAE DON;JEONG MIN KYU |
分类号 |
G06F13/40;G06F9/46;G06F12/14 |
主分类号 |
G06F13/40 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|