POWER EFFICIENT ENCODER ARCHITECTURE DURING STATIC FRAME OR SUB-FRAME DETECTION

摘要

Described herein are techniques related to power efficient encoder architecture during static frame or sub-frame detection. In particular, a method of implementing a power savings algorithm is described upon detection of the static frame or sub-frame by the encoder architecture.