发明名称 CACHE COHERENCE DIRECTORY IN MULTI-PROCESSOR ARCHITECTURES
摘要 Technologies are generally described for a cache coherence directory in multi-processor architectures. In an example, a directory in a die may receive a request for a particular block. The directory may determine a block aging threshold relating to a likelihood that data blocks, including the particular data block, are stored in one or more caches in the die. The directory may further analyze a memory to identify a particular cache indicated as storing the particular data block and identify a number of cache misses for the particular cache. The directory may identify a time when an event occurred for the particular data block and determine whether to send the request for the particular data block to the particular cache based on the aging threshold, the time of the event, and the number of cache misses.
申请公布号 WO2014042649(A1) 申请公布日期 2014.03.20
申请号 WO2012US55502 申请日期 2012.09.14
申请人 EMPIRE TECHNOLOGY DEVELOPMENT, LLC;SOLIHIN, YAN 发明人 SOLIHIN, YAN
分类号 G06F13/00;G06F13/28 主分类号 G06F13/00
代理机构 代理人
主权项
地址