An e-fuse array circuit comprises: a program gate line and a word-line gate line stretched in parallel to each other; and a metal line which is formed on the upper part of the program gate line and the word-line gate line to be connected with the program gate line, and overlaps with the program gate line and the word-line gate line.
