发明名称 ARITHMETIC PROCESSING UNIT AND METHOD OF CONTROLLING ARITHMETIC PROCESSING UNIT
摘要 PROBLEM TO BE SOLVED: To provide an arithmetic processing unit that can widen an area to which history information is to be written according to mode information; and a method of controlling the arithmetic processing unit.SOLUTION: An arithmetic processing unit includes: a first core unit (101) that outputs history information (A1 and A2) and occupancy mode information (DA4) that are related to arithmetic processing; a memory that includes a first storage area (141) and second storage area (142); and a control circuit (130) that when the occupancy mode information that is output by the first core unit indicates an invalid state, writes the history information that is output by the first core unit to the first storage area of the memory, and when the occupancy mode information that is output by the first core unit indicates a valid state, writes the history information that is output by the first core unit to the first storage area and second storage area of the memory.
申请公布号 JP2014035694(A) 申请公布日期 2014.02.24
申请号 JP20120177366 申请日期 2012.08.09
申请人 FUJITSU LTD 发明人 DOI MASANORI
分类号 G06F11/28 主分类号 G06F11/28
代理机构 代理人
主权项
地址
您可能感兴趣的专利