发明名称 Thyristor Memory Cell Integrated Circuit
摘要 A semiconductor memory device including an array of memory cells (MC) formed on a substrate each realized from a load element and thyristor that define a switchable current path whose state represents a volatile bit value stored by the MC. At least one word line corresponding to a respective row of the array is formed on the substrate and coupled to MC current paths for the corresponding row. Bit lines corresponding to respective columns of the array are formed on the substrate and can be coupled to a modulation doped QW interface of the MC thyristors for the corresponding column. Circuitry is configured to apply an electrical signal to the word line(s) in order to generate current that programs phase change material of the MC load elements into one of a high or low resistive state according to state of the current path of the MCs for non-volatile backup purposes.
申请公布号 US2014050022(A1) 申请公布日期 2014.02.20
申请号 US201313951578 申请日期 2013.07.26
申请人 TAYLOR GEOFF W. 发明人 TAYLOR GEOFF W.
分类号 G11C13/00 主分类号 G11C13/00
代理机构 代理人
主权项
地址