发明名称 High performance queue implementations in multiprocessor systems
摘要 Systems and methods provide a single reader single writer (SRSW) queue structure having entries that can be concurrently accessed in an atomic manner with a single memory access. The SRSW queues may be combined to create more complicated queues, including multiple reader single writer (MRSW), single reader multiple writer (SRMW), and multiple reader multiple writer (MRMW) queues.
申请公布号 US8656409(B2) 申请公布日期 2014.02.18
申请号 US20090087182 申请日期 2009.01.08
申请人 LI XIAO-FENG;JU DZ-CHING;INTEL CORPORATION 发明人 LI XIAO-FENG;JU DZ-CHING
分类号 G06F9/54 主分类号 G06F9/54
代理机构 代理人
主权项
地址