发明名称 ACCESS TRANSISTOR WITH A BURIED GATE
摘要 A magnetic memory cell is formed including a magneto tunnel junction (MTJ) and an access transistor, which is used to access the MTJ in operation. The access transistor, which is formed on a silicon substrate, includes a gate, drain and source with the gate position substantially perpendicular to the plane of the silicon substrate thereby burying the gate and allowing more surface area on the silicon substrate for formation of additional memory cells.
申请公布号 US2014027830(A1) 申请公布日期 2014.01.30
申请号 US201314038582 申请日期 2013.09.26
申请人 AVALANCHE TECHNOLOGY INC. 发明人 SATOH KIMIHIRO;ABEDIFARD EBRAHIM
分类号 H01L43/02 主分类号 H01L43/02
代理机构 代理人
主权项
地址