发明名称 INFORMATION PROCESSING APPARATUS, REDUNDANT SYSTEM AND ERROR DETECTION METHOD THEREFOR
摘要 PROBLEM TO BE SOLVED: To suppress sensitivity when disconnection of a communication channel is detected.SOLUTION: An information processing apparatus such as a gateway device including at least arithmetic processing means and communication means, comprises: load detection means 35 for detecting a load factor of arithmetic processing means 34; disconnection detection units 31a and 32a for detecting disconnection of a communication channel by continuation of unreceived time of a response signal, from a communication destination, received by the communication means for predetermined time; and disconnection detection sensitivity suppression units 31b and 32b for controlling the disconnection detection units 31a and 32a when the load factor detected by the load detection means 35 exceeds a set value for high load determination and suppressing disconnection detection sensitivity. Therefore, when the arithmetic processing means such as CPU is in a high load state, both various control functions and an error detection function are realized while suppressing error detection sensitivity and false detection of an error is prevented.
申请公布号 JP2014010748(A) 申请公布日期 2014.01.20
申请号 JP20120148411 申请日期 2012.07.02
申请人 FUJI ELECTRIC CO LTD 发明人 AKAGAWA SHUN;KAMIYA YASUYUKI
分类号 G06F11/16;G06F11/30 主分类号 G06F11/16
代理机构 代理人
主权项
地址
您可能感兴趣的专利