发明名称 PROCESSOR
摘要 PROBLEM TO BE SOLVED: To obtain high performance by effectively utilizing operation resources that a processor has.SOLUTION: A vector instruction sequencer issues execution instructions associated with a plurality of partial instruction processes by dividing a process associated with one vector instruction into the partial instruction processes. An operation slot selection unit selects an operation slot to which an execution instruction is supplied from the vector instruction sequencer according to predetermined priority so as to allow a process corresponding to the execution instruction to be executed, and the operation slot selection unit is configured to supply a plurality of execution instructions based upon the vector instruction to operation slots according to details of the processes and a state of supply of execution instructions to the operation slots. Thus, the plurality of execution instructions generated by dividing the one vector instruction can be issued for different operation slots, and the operation slots are effectively utilized to increase a use rate.
申请公布号 JP2014002555(A) 申请公布日期 2014.01.09
申请号 JP20120137331 申请日期 2012.06.18
申请人 FUJITSU LTD 发明人
分类号 G06F9/38 主分类号 G06F9/38
代理机构 代理人
主权项
地址