发明名称 |
Hybrid Cache State And Filter Tracking Of Memory Operations During A Transaction |
摘要 |
In one embodiment, a cache memory can store a plurality of cache lines, each including a write-set field to store a write-set indicator to indicate whether data has been speculatively written during a transaction of a transactional memory, and a read-set field to store a plurality of read-set indicators each to indicate whether a corresponding thread has read the data before the transaction has committed. A compression filter associated with the cache memory includes a first filter storage to store a representation of a cache line address of a cache line read by a first thread of threads before the transaction has committed. Other embodiments are described and claimed. |
申请公布号 |
US2014006698(A1) |
申请公布日期 |
2014.01.02 |
申请号 |
US201213535788 |
申请日期 |
2012.06.28 |
申请人 |
CHAPPELL ROBERT S.;RAJWAR RAVI;ZHANG ZHONGYING;BESSETTE JASON A. |
发明人 |
CHAPPELL ROBERT S.;RAJWAR RAVI;ZHANG ZHONGYING;BESSETTE JASON A. |
分类号 |
G06F12/08;G06F12/00 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|