发明名称 INPUT OUTPUT MEMORY MANAGEMENT UNIT (IOMMU) TWO-LAYER ADDRESSING
摘要 Embodiments of the present invention provide methods, systems, and computer readable media for input output memory management unit (IOMMU) two-layer addressing in the context of memory address translations for I/O devices. According to an embodiment, a method includes translating a guest virtual address (GVA) to a corresponding guest physical address (GPA) using a guest address translation table according to a process address space identifier associated with an address translation transaction associated with an I/O device, and translating the GPA to a corresponding system physical address (SPA) using a system address translation table according to a device identifier associated with the address translation transaction.
申请公布号 KR20130142166(A) 申请公布日期 2013.12.27
申请号 KR20137016556 申请日期 2011.12.14
申请人 ADVANCED MICRO DEVICES, INC.;ATI TECHNOLOGIES ULC 发明人 KEGEL ANDY;HUMMEL MARK;GLASER STEVE;ASARO ANTHONY;NG PHILIP;CHENG JEFFREY
分类号 G06F12/10 主分类号 G06F12/10
代理机构 代理人
主权项
地址
您可能感兴趣的专利