METHOD AND APPARATUS FOR MULTIPLY INSTRUCTIONS IN DATA PROCESSORS

摘要

The disclosed embodiments relate to apparatus for accurately, efficiently and quickly executing a multiplication instruction. The disclosed embodiments can provide a multiplier module having an optimized layout that can help speed up computation of a result during a multiply operation so that cycle delay can be reduced and so that power consumption can be reduced.