Migrating execution of thread between cores of different instruction set architecture in multi-core processor and transitioning each core to respective on / off power state

摘要

Techniques to control power and processing among a plurality of asymmetric cores. In one embodiment, one or more asymmetric cores are power managed to migrate processes or threads among a plurality of cores according to the performance and power needs of the system.