发明名称 |
Packet switching system and method |
摘要 |
A packet switching system capable of ensuring the sequence and continuity of packets and further compensating for delays in transmission is disclosed. Each of two redundant switch sections has a high-priority queue and a low-priority queue for each of output ports. A high-priority output selector selects one of two high-priority queues corresponding to respective ones of the two switch sections to store an output of the selected one into a high-priority output queue. A low-priority output selector selects one of two low-priority queues corresponding to respective ones of the two switch sections to store an output of the selected one into a low-priority output queue. The high-priority and low-priority output selectors are controlled depending on a system switching signal and a packet storing status of each of the high-priority and low-priority queues. |
申请公布号 |
US8614942(B2) |
申请公布日期 |
2013.12.24 |
申请号 |
US20100794265 |
申请日期 |
2010.06.04 |
申请人 |
HONDA MASAHIKO;JUNIPER NETWORKS, INC. |
发明人 |
HONDA MASAHIKO |
分类号 |
G01R31/08;H04M3/22;H04J3/00;H04L12/28;H04L12/50;H04L12/56;H04Q3/545 |
主分类号 |
G01R31/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|