摘要 |
An apparatus comprising one or more series transistor network elements and a plurality of shunt circuits. The series transistor network may be configured to generate an output signal in response to (i) an input signal, (ii) a first bias signal, and (iii) a plurality of variable impedances. The plurality of shunt circuits may each be configured to generate a respective one of the variable impedances in response to a second bias signal. The output signal may have an attenuation that is equal to or less than the input power. The amount of the attenuation may be controlled by the first bias signal and the second bias signal. The series transistor elements and the plurality of shunt circuits may be configured as two or more transistors each having two or more gates. |