发明名称 APPARATUS AND METHOD FOR TESTING OF STACKED DIE STRUCTURE
摘要 An integrated circuit device includes a stacked die and a base die having probe pads that directly couple to test logic of the base die to implement a scan chain for testing of the integrated circuit device. The base die further includes contacts disposed on a back side of the base die and through-die vias coupled to the contacts and coupled to programmable logic of the base die. The base die also includes a first probe pad configured to couple test input, a second probe pad configured to couple test output, and a third probe pad configured to couple control signals. Test logic of the base die is configured to couple to additional test logic of the stacked die to implement the scan chain. The probe pads are coupled directly to the test logic such that configuration of the programmable logic is not required to implement the scan chain.
申请公布号 KR101337071(B1) 申请公布日期 2013.12.05
申请号 KR20117029873 申请日期 2010.02.19
申请人 发明人
分类号 G01R31/3185 主分类号 G01R31/3185
代理机构 代理人
主权项
地址
您可能感兴趣的专利