发明名称 METHOD AND APPARATUS FOR GENERATING OR UTILIZING ONE OR MORE CYCLE-SWALLOWED CLOCK SIGNALS
摘要 PROBLEM TO BE SOLVED: To provide an electronic device for generating or utilizing one or more cycle-swallowed clock signals derived based on one or more first clock signals.SOLUTION: The device includes a module configured to receive a first clock signal 320 having a first frequency. The module is configured to generate a second clock signal 330 having a second frequency and configured to swallow one or more clock cycles of the first clock signal 320 in generating the second clock signal 330. The first clock signal 320 has even cycles, and the second clock signal has uneven cycles. The first frequency 320 is greater than the second frequency 330.
申请公布号 JP2013243689(A) 申请公布日期 2013.12.05
申请号 JP20130128457 申请日期 2013.06.19
申请人 QUALCOMM INC 发明人 CHRISTOS KOMNINAKIS;MING-CHIEH KUO
分类号 H04L7/00;H03K5/00;H04B1/16 主分类号 H04L7/00
代理机构 代理人
主权项
地址