| 摘要 |
An interface circuit for enabling clock and data recovery (CDR) of N-level pulse amplitude modulation (N-PAM) modulated data streams using a 2-PAM CDR circuit. The circuit comprises a number of N-1 comparators for comparing an input data stream to N-1 configurable thresholds, the input data stream is N-PAM modulated and the N-1 configurable thresholds are N-1 different voltage levels; a number of N-1 of edge detectors respectively connected to the N-1 comparators for detecting transitions from one logic value to another logic value, N is a discrete number greater than two; and a determination unit for determining if the detected transitions is any one of a major transition and a minor transition and asserting a transition signal if only a major transition or a minor transition has occurred, the transition signal is fed into a 2-PAM CDR circuit and utilized for recovering a clock signal of the input data stream.
|
