发明名称 INTEGRATED PROCESSOR AND CDR CIRCUIT
摘要 A system may include a clock and data recovery circuit that includes one or more analog components. The system may also include a digital control circuit configured to control the clock and data recovery circuit. The digital control circuit and the clock and data recovery circuit may be formed on a single substrate.
申请公布号 US2013294492(A1) 申请公布日期 2013.11.07
申请号 US201213464286 申请日期 2012.05.04
申请人 MIAO JASON Y.;FINISAR CORPORATION 发明人 MIAO JASON Y.
分类号 H04L27/01;H04L7/00;H04L7/02 主分类号 H04L27/01
代理机构 代理人
主权项
地址