发明名称 ERROR DETECTION WITHIN A MEMORY
摘要 Embodiments of systems and methods for detecting errors that occur in association with an access to a memory and providing an associated error status are presented herein. According to one embodiment, an access to a memory may be received, where the access comprises a request tag. A request parity is determined based on the request tag and a stored tag and a stored parity associated with the request tag are also determined. An error correction status is determined based on the stored tag and the stored parity associated with the request tag. Additionally, a parity hotness is determined by comparing the request parity and the stored parity and a tag hotness is determined by comparing the request tag and the stored tag. An error status associated with the access is determined based on the parity hotness, the tag hotness and the error correction status.
申请公布号 US2013283126(A1) 申请公布日期 2013.10.24
申请号 US201213452501 申请日期 2012.04.20
申请人 RAMARAJU RAVINDRARAJ;FREESCALE SEMICONDUCTOR, INC. 发明人 RAMARAJU RAVINDRARAJ
分类号 H03M13/05;G06F11/10 主分类号 H03M13/05
代理机构 代理人
主权项
地址