发明名称 |
Power-reduced preliminary decoded bits in viterbi decoders |
摘要 |
Various embodiments relate to a storage unit and a related method in a Viterbi decoder for decoding a binary convolutional code with power efficiency. A storage unit for storing survivor paths may use a register exchange method to append additional information received from an add-compare-select unit onto the end of the survivor path. An exemplary method produces a prediction path after a specified depth in the survivor path processing history and subtracts the prediction path from the survivor path. This may cause a majority of bits that comprise the survivor path to be converted to a low-energy bit, such as a logical "0". During subsequent copies of a differential survivor path using the register exchange method, less energy is consumed when copying the entire survivor path, as a majority of the bits in the survivor paths are a logical "0".
|
申请公布号 |
US8566683(B2) |
申请公布日期 |
2013.10.22 |
申请号 |
US20090647885 |
申请日期 |
2009.12.28 |
申请人 |
HEKSTRA ANDRIES PIETER;TANG WEIHUA;NXP, B.V. |
发明人 |
HEKSTRA ANDRIES PIETER;TANG WEIHUA |
分类号 |
H03M13/03 |
主分类号 |
H03M13/03 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|