发明名称 |
Method for detecting small delay defects |
摘要 |
System and method for effectively detecting small delay defects is disclosed. The method first loads layout information of an integrated circuit. Then, the nets and paths of the integrated circuit are partitioned into two groups based upon their physical information. The physical information comprises the length of each path and net and the number of vias at each path and net. A timing-aware automatic test pattern generator is configured to generate test patterns for the first group having paths and nets susceptible to small delay defects. A traditional transition delay fault test pattern generator is configured to generate test patterns for the second group.
|
申请公布号 |
US8566766(B2) |
申请公布日期 |
2013.10.22 |
申请号 |
US20100943379 |
申请日期 |
2010.11.10 |
申请人 |
GOEL SANDEEP KUMAR;GUPTA SAURABH;CHANGCHIEN WEI-PIN;LIU CHIN-CHOU;TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. |
发明人 |
GOEL SANDEEP KUMAR;GUPTA SAURABH;CHANGCHIEN WEI-PIN;LIU CHIN-CHOU |
分类号 |
G06F17/50 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|