发明名称 |
CRITICAL-PATH CIRCUIT FOR PERFORMANCE MONITORING |
摘要 |
<p>An integrated circuit having a monitor circuit for monitoring timing in a critical path having a target timing margin is disclosed. The monitor circuit has two shift registers, one of which includes a delay element that applies a delay value to a received signal. The inputs to the two shift registers form a signal input node capable of receiving an input signal. The monitor circuit also has a logic gate having an output and at least two inputs, each input connected to a corresponding one of the outputs of the two shift registers. The output of the logic gate indicates whether the target timing margin is satisfied or not satisfied.</p> |
申请公布号 |
EP2382711(A4) |
申请公布日期 |
2013.10.09 |
申请号 |
EP20090839392 |
申请日期 |
2009.01.27 |
申请人 |
AGERE SYSTEMS INC. |
发明人 |
CHLIPALA, JAMES, D.;MARTIN, RICHARD, P.;MUSCAVAGE, RICHARD;SEGAN, SCOTT, A. |
分类号 |
H03K5/19;G01R31/3185;H03K5/135;H03K19/00 |
主分类号 |
H03K5/19 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|