发明名称 |
Technique for optimization and re-use of hardware in the implementation of instructions used in viterbi and turbo decoding, using carry and save arithmetic |
摘要 |
The present invention provides a means for optimization and re-use of hardware in the implementation of Viterbi and Turbo Decoders using carry save arithmetic. Successful provision for each target application requires that two main issues be confronted. These are: merging the computation of summation terms (a2-b2+c2) with (x2+y2+z2); and (a3+b3-c3) with (x3+y3+z3); implementing an efficient method of computing (a4-b4-c4); and merging this computation with (x4+y4+z4). The invention solves both of these issues and successfully merges the Viterbi instructions with a complete reuse of the hardware that is required for the implementation of Turbo instructions. The hardware required by both classes of instructions is optimized by efficiently employing carry save arithmetic.
|
申请公布号 |
US8554823(B2) |
申请公布日期 |
2013.10.08 |
申请号 |
US20100874653 |
申请日期 |
2010.09.02 |
申请人 |
ANDERSON TIMOTHY D.;MOHARIL SHRIRAM D.;TEXAS INSTRUMENTS INCORPORATED |
发明人 |
ANDERSON TIMOTHY D.;MOHARIL SHRIRAM D. |
分类号 |
G06F7/50 |
主分类号 |
G06F7/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|