发明名称 Wire routing using virtual landing pads
摘要 Systems and methods for wire routing using virtual landing pads (VLPs) are described. In an embodiment, a method includes routing a wiring path between an output of a first circuit component and a VLP that represents an input of a second circuit component. For example, the VLP may have an area larger than the area of a physical pin of the second circuit component. The method may also include identifying a connection point on the VLP that is separated from an actual terminal of the second circuit, and completing the path between the connection point and the actual terminal. In some embodiments, the output of the first circuit component may also be represented by its own VLP. As such, systems and methods described herein may allow a circuit designer to perform routing procedures in a complex, highly integrated circuit, while reducing the circuit's overall capacitance and associated power consumption.
申请公布号 US8555232(B2) 申请公布日期 2013.10.08
申请号 US201113036308 申请日期 2011.02.28
申请人 VATS SUPARN;SHRIVASTAV GAURAV;APPLE INC. 发明人 VATS SUPARN;SHRIVASTAV GAURAV
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址