| 摘要 |
In order to reduce the inter-path capacitance of an inductor, an integrated circuit inductor design is provided in which the path crossings are designed such that the voltage differences between the adjacent paths in the loops are (in total) minimised.
|
