| 摘要 |
A squelch detection circuit for high-speed serial communication includes: an input level shifter configured to receive signals inputted through signal lines and shift the received signals to a predetermined potential level; a comparator configured to receive signals outputted from the input level shifter, and compares the received signals to determine whether data signals are noise or signal components; and a reset signal generator configured to receive the signals outputted from the input level shifter, convert the received signals into a single signal, and then generate a reset signal for an elastic buffer. The squelch detection circuit may detect a squelch state and provide a reset value for an elastic buffer in a USB 2.0 interface, and may reduce power consumption as much as possible in a suspend mode.
|
