发明名称 |
Techniques for electromigration stress determination in interconnects of an integrated circuit |
摘要 |
A technique for determining stress in interconnects of an integrated circuit design includes generating a maximal spanning tree of a directed graph. The directed graph represents an interconnect of an integrated circuit design. The technique also includes locating a first point on the spanning tree that has a lowest stress and a second point on the spanning tree that has a highest stress. The technique further includes determining whether a maximum first stress between the first and second points is less than a critical stress.
|
申请公布号 |
US8510695(B1) |
申请公布日期 |
2013.08.13 |
申请号 |
US201213484328 |
申请日期 |
2012.05.31 |
申请人 |
DEMIRCAN ERTUGRUL;SHROFF MEHUL D.;FREESCALE SEMICONDUCTOR, INC. |
发明人 |
DEMIRCAN ERTUGRUL;SHROFF MEHUL D. |
分类号 |
G06F17/50 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|