| 摘要 |
<p>A multithreaded processor with a multithreaded instruction cache and means for accessing a register file associated with the instruction cache via a thread identifier for the thread. The register file includes a data operand and an address operand, and the register file includes a plurality of thread identifiers for a plurality of threads.</p> |
