发明名称 PROCESSOR PERFORMANCE IMPROVEMENT FOR INSTRUCTION SEQUENCES THAT INCLUDE BARRIER INSTRUCTIONS
摘要 A technique for processing an instruction sequence that includes a barrier instruction, a load instruction preceding the barrier instruction, and a subsequent memory access instruction following the barrier instruction includes determining that the load instruction is resolved based upon receipt of an earliest of a good combined response for a read operation corresponding to the load instruction and data for the load instruction. The technique also includes if execution of the subsequent memory access instruction is not initiated prior to completion of the barrier instruction, initiating in response to determining the barrier instruction completed, execution of the subsequent memory access instruction. The technique further includes if execution of the subsequent memory access instruction is initiated prior to completion of the barrier instruction, discontinuing in response to determining the barrier instruction completed, tracking of the subsequent memory access instruction with respect to invalidation.
申请公布号 US2013205120(A1) 申请公布日期 2013.08.08
申请号 US201213369029 申请日期 2012.02.08
申请人 GUTHRIE GUY L;STARKE WILLIAM J.;WILLIAMS DEREK E;INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 GUTHRIE GUY L;STARKE WILLIAM J.;WILLIAMS DEREK E
分类号 G06F9/312 主分类号 G06F9/312
代理机构 代理人
主权项
地址