发明名称 Method for Stressing a Thin Pattern and Transistor Fabrication Method Incorporating Said Method
摘要 A method for stressing a pattern having a pattern surface, in a layer of semiconductive material that can be silicon on the surface of a stack of layers generated on the surface of a substrate, said stack comprising at least one stress layer of alloy SixGey with x and y being molar fractions, and a buried layer of silicon oxide, comprises: etching at the periphery of a surface of dimensions greater than said pattern surface, of the buried layer of silicon oxide and layer of alloy SixGey over a part of the depth of said layer of alloy; the buried layer of silicon oxide being situated between said layer of semiconductive material and said stress layer of alloy SixGey. In a transistor structure, etching at the periphery of said surface obtains a pattern thus defined having dimensions greater than the area of interest situated under the gate of the transistor.
申请公布号 US2013196456(A1) 申请公布日期 2013.08.01
申请号 US201313753436 申请日期 2013.01.29
申请人 COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX;COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIESALTERNATIVES 发明人 MORVAN SIMEON;ANDRIEU FRANCOIS;BARBE JEAN-CHARLES
分类号 H01L21/02 主分类号 H01L21/02
代理机构 代理人
主权项
地址