| 摘要 |
A device for control of parallel binary code pairing comprises input register, decoder and OR gate, wherein input of input register is a device data input, output of input register is connected to device data input. The device additionally comprises second OR gate, and decoder outputs are connected to inputs of corresponding OR gates which outputs are device outputs. |
