STATIC RANDOM ACCESS MEMORY CELL WITH SINGLE-SIDED BUFFER AND ASYMMETRIC CONSTRUCTION

摘要

Balanced electrical performance in a static random access memory (SRAM) cell (30) with an asymmetric context such as a buffer circuit (36, 38). Each memory cell (30) includes a circuit feature, such as a read buffer (36, 38), that has larger transistor sizes (33a, 34a, 35a) and features than the other transistors (33b, 34b, 35b) within the cell, and in which the feature asymmetrical influences the smaller cell transistors. For best performance, pairs of cell transistors are to be electrically matched with one another. One or more of the cell transistors nearer to the asymmetric feature are constructed differently, for example with different channel width, channel length, or net channel dopant concentration, to compensate for the proximity effects of the asymmetric feature.