发明名称 Metal oxide semiconductor (MOS)-compatible high-aspect ratio through-wafer vias and low-stress configuration thereof
摘要 A structure includes a wafer having a top wafer surface. The wafer defines an opening. The top wafer surface defines a first reference direction perpendicular to the top wafer surface. The wafer has a thickness in the first reference direction. The structure also includes a through-wafer via formed in the opening. The through-wafer via has a shape, when viewed in a plane perpendicular to the first reference direction and parallel to the top wafer surface, of at least one of a spiral and a C-shape. The through-wafer via has a height in the first reference direction essentially equal to the thickness of the wafer in the first reference direction. Manufacturing techniques are also disclosed.
申请公布号 US8492901(B2) 申请公布日期 2013.07.23
申请号 US20090614062 申请日期 2009.11.06
申请人 WEBB BUCKNELL C.;INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 WEBB BUCKNELL C.
分类号 H01L23/538 主分类号 H01L23/538
代理机构 代理人
主权项
地址