发明名称 Electrostatic discharge protection circuit
摘要 It is desired to achieve a high ESD protection performance by a small area circuit. An electrostatic discharge protection circuit includes: protection circuits, wherein each protection circuit includes a MOS transistor; and a trigger circuit configured to supply a trigger signal to a gate electrode of the MOS transistor of each protection circuit in response to a surge voltage between a low potential node and a high potential node. Each protection circuit is configured to electrically connect the low potential node and the high potential node to one another when the trigger signal is supplied to the gate electrode. The gate electrode of each protection circuit is connected to a resistive element having larger resistance value than Rmax, supposing that Rmax is a largest parasitic resistance between each of the plurality of protection circuit and an output of the trigger circuit.
申请公布号 US8493698(B2) 申请公布日期 2013.07.23
申请号 US20100801098 申请日期 2010.05.21
申请人 MORISHITA YASUYUKI;RENESAS ELECTRONICS CORPORATION 发明人 MORISHITA YASUYUKI
分类号 H02H9/00 主分类号 H02H9/00
代理机构 代理人
主权项
地址