发明名称 POWER LOAD IMBALANCE DETECTION DEVICE AND POWER LOAD IMBALANCE DETECTION METHOD
摘要 <p>First through third phase voltage level determining devices (30-32) output signals, respectively, when any of the first through third phase impedance values fall below a reference value among the three phase voltages representing transmission grid voltages. When an output signal is received from all of the determining devices, a grid-fault detecting AND circuit (33) outputs a grid fault detection signal indicating that a major grid fault has occurred among the various types of grid faults that may occur. A rate-of-change detector (19) outputs a rate-of-change detection signal when the change in the value of a generator end current (18) exceeds a given setting. A logic circuit (46), which includes an OR circuit (23) and an AND circuit (24), outputs inflowing steam volume reduction signals (26) based on grid fault detection signals or rate-of-change detection signals.</p>
申请公布号 WO2013102990(A1) 申请公布日期 2013.07.11
申请号 WO2012JP08404 申请日期 2012.12.27
申请人 KABUSHIKI KAISHA TOSHIBA;IKEJIRI, SATOSHI;ISHIKAWA, TAKASHI;KATAOKA, KAZUYOSHI 发明人 IKEJIRI, SATOSHI;ISHIKAWA, TAKASHI;KATAOKA, KAZUYOSHI
分类号 F01D15/10;F01D17/00;F01D21/00;F01D25/00;G01R31/02;H02H3/34;H02H3/40;H02J3/26 主分类号 F01D15/10
代理机构 代理人
主权项
地址