发明名称 STORAGE DEVICE AND METHOD FOR CONTROLLING STORAGE DEVICE
摘要 A write DMA includes a write unit, a read unit and a parity generation unit. The read unit reads parity data from one of two NAND flashes storing the parity data therein. The parity generation unit generates parity data based on the read parity data and a plurality of stripes obtained by dividing user data. The write unit writes a stripe into any of a plurality of NAND flashes storing stripes therein, and writes generated parity data into the other NAND flash from which parity data is not read.
申请公布号 US2013166857(A1) 申请公布日期 2013.06.27
申请号 US201213645581 申请日期 2012.10.05
申请人 FUJITSU LIMITED 发明人 KAWANO YOKO;HANEDA TERUMASA;UCHIDA ATSUSHI
分类号 G06F12/00 主分类号 G06F12/00
代理机构 代理人
主权项
地址