发明名称 Display panel drive circuit and display
摘要 In one embodiment of the present invention, a display panel drive circuit includes a plurality of circuit blocks each of which includes former circuits and latter circuits. In each of the circuit blocks in the display panel drive circuit, a signal is transmitted from the former circuits to the latter circuits. Further, the display panel drive circuit includes an inter-block shared wire which allows respective two of the circuit blocks adjacent to each other to be connected to each other. Furthermore, in the display panel drive circuit, the signal of the respective two of the circuit blocks adjacent to each other is transmitted in a time division manner, via the inter-block shared wire. This eliminates the need for an external memory or an arithmetic circuit, thereby making it possible to reduce the area of a circuit in a driver.
申请公布号 US8471806(B2) 申请公布日期 2013.06.25
申请号 US20070227491 申请日期 2007.03.20
申请人 SHIMIZU SHINSAKU;SAKAI TAMOTSU;SHIRAKI ICHIRO;SHARP KABUSHIKI KAISHA 发明人 SHIMIZU SHINSAKU;SAKAI TAMOTSU;SHIRAKI ICHIRO
分类号 G09G3/36 主分类号 G09G3/36
代理机构 代理人
主权项
地址