发明名称 ARCHITECTURE AND METHOD TO DETERMINE LEAKAGE IMPEDANCE AND LEAKAGE VOLTAGE NODE
摘要 A circuit, system, machine-readable storage medium and method for detecting the leakage impedance in a voltage source is described. The method for identifying a presence of a leakage path in a multi-cell floating voltage source may include supplying a current to a node of the floating voltage source and sampling the voltage of the floating voltage source using a pair of amplifiers connecting in inverting configurations. The method may include sampling a reference ground potential using a reference amplifier connected in an inverting configuration. Each of the amplifiers may output an output signal. The method may include adjusting the current supplied to the node of the floating voltage source and resampling the voltage of the floating voltage source and the reference ground potential. The value of the leakage impedance may be calculated using the sampled and resampled values. The measurements may be performed independent of the battery voltage.
申请公布号 US2013151175(A1) 申请公布日期 2013.06.13
申请号 US201313756101 申请日期 2013.01.31
申请人 STREIT LAWRENCE C.;ANALOG DEVICES, INC. 发明人 STREIT LAWRENCE C.
分类号 G01R31/02;G06F17/00 主分类号 G01R31/02
代理机构 代理人
主权项
地址