发明名称 |
METHODS OF FABRICATING FAN-OUT WAFER LEVEL PACKAGES AND PACKAGES FORMED BY THE METHODS |
摘要 |
A fan-out wafer level package may include at least two semiconductor chips; an insulating layer covering portions of a first semiconductor chip; a mold layer covering portions of a second semiconductor chip; a redistribution line pattern in the insulating layer; and/or an external terminal on the insulating layer. The first semiconductor chip may be stacked relative to the second semiconductor chip. The redistribution line pattern may be electrically connected to the at least two semiconductor chips. The external terminal may be electrically connected to the redistribution line pattern. A fan-out wafer level package may include at least three semiconductor chips; an insulating layer covering portions of first semiconductor chips; a mold layer covering portions of a second semiconductor chip; a redistribution line pattern in the insulating layer; and/or an external terminal on the insulating layer. The first semiconductor chips may be stacked relative to the second semiconductor chip.
|
申请公布号 |
US2013147063(A1) |
申请公布日期 |
2013.06.13 |
申请号 |
US201213626012 |
申请日期 |
2012.09.25 |
申请人 |
SAMSUNG ELECTRONICS CO., LTD.;SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
PARK JIN-WOO;SONG HOGEON;LEE SEOKHYUN |
分类号 |
H01L25/07 |
主分类号 |
H01L25/07 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|