发明名称 INTERFACE BOARD
摘要 <P>PROBLEM TO BE SOLVED: To provide a technology for developing and modifying, at low cost, semiconductor integrated circuit testers that mount both analog processing and digital processing that have a cost advantage, because semiconductor devices to be tested by analog/digital mixed testers are undergoing an evolution within an extremely short period of time and sometimes a revision of a test module is required at such timing as when facility investment or development and improvement costs are collected. <P>SOLUTION: A test of an analog circuit is performed by an interface board 1 and a test sequence is transmitted from a digital tester 3 to the interface board 1. Since the test of the analog circuit is performed by the interface board 1 that can be developed and modified at a low TAT, facility investment and development/modification costs can be easily collected. Furthermore, since the test can be performed near DUTs, a phase rotation and noise inflow due to wiring can be suppressed, thereby allowing the analog circuit to be tested with high accuracy. <P>COPYRIGHT: (C)2013,JPO&INPIT
申请公布号 JP2013117540(A) 申请公布日期 2013.06.13
申请号 JP20130035471 申请日期 2013.02.26
申请人 SEIKO EPSON CORP 发明人 IIDA KATSUYA
分类号 G01R31/316 主分类号 G01R31/316
代理机构 代理人
主权项
地址