发明名称 |
FUNCTIONAL UNIT FOR VECTOR LEADING ZEROES, VECTOR TRAILING ZEROES, VECTOR OPERAND 1S COUNT AND VECTOR PARITY CALCULATION |
摘要 |
A method of performing vector operations on a semiconductor chip is described. The method includes performing a first vector instruction with a vector functional unit implemented on the semiconductor chip and performing a second vector instruction with the vector functional unit. The first vector instruction is a vector multiply add instruction. The second vector instruction is a vector leading zeros count instruction. |
申请公布号 |
KR20130062352(A) |
申请公布日期 |
2013.06.12 |
申请号 |
KR20137008221 |
申请日期 |
2011.09.23 |
申请人 |
INTEL CORPORATION |
发明人 |
WIEDEMEIER JEFF;SAMUDRALA SRIDHAR;GOLLIVER ROGER;MAHURIN ERIC W. |
分类号 |
G06F9/302;G06F7/00 |
主分类号 |
G06F9/302 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|