摘要 |
There is provided a successive-approximation A/D converter in which the binary weighted capacitive D/A converter generates a residual signal for each of cycles assigned to each bit of N bits on the basis of an analog input signal and a reference voltage, the first comparator compares a residual signal at a first time point within a cycle with a predetermined voltage to acquire a first comparison result, the register stores the first comparison result therein, the second comparator compares a residual signal at a second time point later than the first time point within the cycle with the predetermined voltage to acquire a second comparison result, the error determining circuit generates an error detection signal when they differ from each other, and the error-correcting circuit inverts and outputs the first comparison result from the register in a case that the error detection signal has been generated.
|