发明名称 Programmable cache access protocol to optimize power consumption and performance
摘要 A programmable cache and cache access protocol that can be dynamically optimized with respect to either power consumption or performance based on a monitored performance of the cache. A monitoring unit monitors cache misses, load use penalty, and/or other performance parameter, and compares the monitored values against a set of one or more predetermined thresholds. Based on the comparison results, a cache controller configures the programmable cache to operate in a parallel mode, to increase cache performance at the cost of greater power consumption, or in a serial mode, to conserve power at the cost of unnecessary performance. A banked cache memory that supports aligned and unaligned instruction fetches using a banked access strategy, and a cache access controller that includes a prefetch capability are also described.
申请公布号 US8458404(B1) 申请公布日期 2013.06.04
申请号 US20090540788 申请日期 2009.08.13
申请人 DELGROSS JOSEPH;JAMIL SUJAT;O'BLENESS R. FRANK;HAMEENANTTILA TOM;MINER DAVID E.;MARVELL INTERNATIONAL LTD. 发明人 DELGROSS JOSEPH;JAMIL SUJAT;O'BLENESS R. FRANK;HAMEENANTTILA TOM;MINER DAVID E.
分类号 G06F12/00 主分类号 G06F12/00
代理机构 代理人
主权项
地址