| 摘要 |
A semiconductor memory device includes a memory cell array, first and second data caches, and a control circuit. The control circuit is configured to control, with use of the first and second data caches, a read operation of reading data from the selected memory cell of the memory cell array, and a write operation of writing data in the selected memory cell of the memory cell array. The control circuit is configured to execute, at a time of the read operation, an arithmetic operation of the data held in the first data cache by using the first and second data caches, and to generate the data which is to be written in the selected memory cell.
|
