用以结合互连件至电路元件之方法及系统,申请号TW094110479-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	用以结合互连件至电路元件之方法及系统
摘要	本说明书系有关于一种结合一互连件至一高密度电路元件之系统及方法。
申请公布号	TWI397971	申请公布日期	2013.06.01
申请号	TW094110479	申请日期	2005.04.01
申请人	惠普研发公司美国	发明人	麦尔　尼尔Ｗ. MEYER, NEAL W. US;海利克森　罗纳德Ａ. HELLEKSON, RONALD A. US;颜奇克　罗尼Ｊ. YENCHIK, RONNIE J. US
分类号	H01L21/768	主分类号	H01L21/768
代理机构		代理人	恽轶群台北市松山区南京东路3段248号7楼;陈文郎台北市松山区南京东路3段248号7楼
主权项
地址	美国

您可能感兴趣的专利

System and method to reduce noise in a substrate

Dry-etching method and apparatus, photomasks and method for the preparation thereof, and semiconductor circuits and method for the fabrication thereof

Main-group metal-based asymmetric catalysts and applications thereof

Precut plate for obtaining a volume, in particular a package, method for making same and resulting package

Method for producing input/output permutation of several conductive strips with parallel branches of an integrated circuit and resulting circuit

Electric double layer capacitor and method for preparing the same

Methods and systems for designing circularly knitted garments

Nac1-a plant gene encoding a transcription factor involved in cotyledon and lateral root development

Recombinant kid pregastric esterase and methods for its production and use

Admixture and extrudable hydraulic composition

Flowchart-based control system with active diagnostic objects

Thaw-server system for convection cooking appliance

Li-ion and/or Li-ion polymer battery with edge protectors

Ambient cured coatings and coated rubber products therefrom

Method and device for producing lipid vesicles

Compounds useful in pain management

Method for controlling non-volatile semiconductor memory system by using look up table

High permeability composite films to reduce noise in high speed interconnects

System and method of operation of DLL (dual locked loop) and PLL (phase locked loop) to provide tight locking with large range, and dynamic tracking of PVT variations using interleaved delay lines